

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/634,851	(08/06/2003	Jun Kanamori	MAE 292	7005	
23995	7590	06/30/2006		EXAMINER		
RABIN & I	Berdo, PC		ISAAC, STANETTA D			
1101 14TH S SUITE 500	STREET, 1	NW	ART UNIT	PAPER NUMBER		
WASHINGTON, DC 20005				2812		
				DATE MAIL ED: 06/30/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

			7/
	Application No.	Applicant(s)	7
	10/634,851	KANAMORI, JUN	
Office Action Summary	Examiner	Art Unit	
	Stanetta D. Isaac	2812	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period was pailing to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 25 M	ay 2006.		
2a) This action is FINAL . 2b) ☑ This	action is non-final.		
3) Since this application is in condition for allowar	nce except for formal matters, pro	secution as to the merits is	
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.	
Disposition of Claims			
4) Claim(s) 1-4,8-11,17-19,21 and 22 is/are pend	ing in the application.		
4a) Of the above claim(s) is/are withdraw			
5) Claim(s) is/are allowed.			
6) Claim(s) <u>1-4,8-11,17-19,21 and 22</u> is/are reject	ted.		
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/or	r election requirement.		
Application Papers			
9) The specification is objected to by the Examine	r.		
10)⊠ The drawing(s) filed on <u>06 August 2003</u> is/are:	a)⊠ accepted or b)☐ objected	to by the Examiner.	
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the correct	ion is required if the drawing(s) is ob	jected to. See 37 CFR 1.121(d).	
11) The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
12)⊠ Acknowledgment is made of a claim for foreign a)⊠ All b)□ Some * c)□ None of:	priority under 35 U.S.C. § 119(a))-(d) or (f).	
 Certified copies of the priority documents 	s have been received.		
2. Certified copies of the priority documents	• •		
3. Copies of the certified copies of the prior		ed in this National Stage	
application from the International Bureau			
* See the attached detailed Office action for a list	or the certified copies not receive	Jyme f. Smly	
		LYNNE A. GURLEY	
	PR	IMARY PATENT EXAMINER	
Attachment(s)	_	TC 2800, AU 2812	
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da		
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date		Patent Application (PTO-152)	

Art Unit: 2812

DETAILED ACTION

This Office Action is in response to the amendment filed on 5/25/06. Currently, claims 1-4, 8-11, 17-19, 21 and 22 are pending.

Response to Amendment

Applicant's request for reconsideration of the finality of the rejection of the last Office action is persuasive and, therefore, the finality of that action is withdrawn.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 4, 8, 11, 17-19, 21 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yang et al., US Patent 6,686,255 in view of Uehara et al., Patent Application Publication US 2003/0178679.

Yang discloses the semiconductor method substantially as claimed. See figures 1-5, and corresponding text, where Yang shows, pertaining to claim 1, a method of fabricating a semiconductor device, having a silicon layer disposed on an insulating film, the method comprising: oxidizing a surface of the silicon layer 14 to form a pad oxide film 16 (figure 1; col. 6, lines 6-11); passing oxygen ions 22 into an upper surface of the pad oxide film, and out of a lower surface of the pad oxide film to implant the oxygen ions into selected parts of the silicon layer that are in direct contact with the lower surface of the pad oxide film, directly under, and

Art Unit: 2812

completely covered by the pad oxide film (figure 2; col. 7, lines 10-26); and oxidizing 24 the selected parts of the silicon layer, into which the oxygen ions have been implanted, and while the selected parts are still covered by the pad oxide film, to form isolation regions dividing the silicon layer into a plurality of mutually isolated active regions (figures 3 and 4; col. 7, lines 38-64; col. 8, lines 52-65). In addition, Yang shows, pertaining to claim 4, wherein the isolation regions are field oxide regions (figure 4; col. 9, lines 12-28).

Yang shows, pertaining to claim 8, a method of fabricating a semiconductor device, having a silicon layer disposed on an insulating film, the method comprising: oxidizing a surface of the silicon layer 14 to form a pad oxide film 16 (figure 1; col. 6, lines 6-11); forming a first oxidation-resistant film 18a/b on the pad oxide film 16 (figure 1; col. 5, lines 62-65; col. 6, lines 12-43); selectively removing the first oxidation-resistant film from parts of the silicon layer (figure 1; col. 6, lines 39-43); passing oxygen ions 22 into an upper surface of the pad oxide film, and out of a lower surface of the pad oxide film to implant the oxygen ions into the silicon layer, using remaining parts of the first oxidation-resistance film as a mask, the parts of the silicon layer having the oxygen ions implanted therein being in direct contact with the lower surface of the pad oxide film, directly under, and completely covered by the pad oxide film (figure 2; col. 7, lines 10-26); and oxidizing 24 the parts of the silicon layer into which the oxygen ions have been implanted, and while the parts are still covered by the pad oxide film, to form isolation regions dividing the silicon layer into a plurality of mutually isolated active regions (figures 3 and 4; col. 7, lines 38-64; col. 8, lines 52-65). In addition Yang shows, pertaining to claim 11, wherein the isolation regions are field oxide regions (figure 4; col. 9, lines 12-28). Yang teaches pertaining to claim 17, wherein the first oxidation-resistant film comprises at least one of a nitride film and

Art Unit: 2812

a photoresist film (col. 5, lines 59-65; col. 6, lines 12-18). Also, Yang shows, pertaining to claim 18, further comprising: depositing a second oxidation-resistant film 20a/b after the first oxidation-resistant film 18/a/b has been removed from said parts of the silicon layer (figure 1; col. 6, lines 26-38); and etching the second oxidation-resistant film to leave sidewalls on vertical edges of the remaining parts of the first oxidation-resistant film before the oxygen ions are implanted (figure 1; col. 5, lines 59-65; col. 6, lines 39-43). Yang shows, pertaining to claim 19, wherein the second oxidation-resistant film is an oxide film or a nitride film (figure 1; col. 59-65). Finally, Yang shows, pertaining to claims 21 and 22, wherein all parts of the silicon layer having the oxygen ions implanted therein, including the selected parts, are completely covered by the pad oxide film, and wherein during said oxidizing, the selected parts are completely covered by the pad oxide film (figure 2; col. 7, lines 10-26).

Yang fails to show, pertaining to claims 1 and 8, wherein the implanted oxygen ions have a peak concentration in a lower half of the silicon layer.

Uehara teaches implanting oxygen ions in peak concentration at a lower half of a silicon layer (figures 2B and 3A; paragraph [0015-0016]).

It would have been obvious to one of ordinary skill in the art to incorporate wherein implanted oxygen ions have a peak concentration in a lower half of the silicon layer, in the method of Yang, pertaining to claims 1 and 8, according to the teachings of Uehara, with the motivation that, by implanting oxygen ions into a silicon layer and then subsequently performing a heating process, an insulating layer is formed. Therefore, by controlling the peak concentration of the oxygen ions, one of ordinary skill in the art would be able to create a desired insulating layer, for the purpose of isolating neighboring semiconductor devices.

Art Unit: 2812

Claims 2, 3, 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yang et al., US Patent 6,686,255 in view of Uehara et al., Patent Application Publication US 2003/0178679, in further view of Prabhakar US Patent 5,869,359.

Yang in view of Uehara discloses the semiconductor method substantially as claimed. See preceding rejection of claims 1, 4, 8, 11, 17-19, 21 and 22 under 35 U.S.C. 103(a).

However, Yang in view of Uehara fails to show, pertaining to claims 2 and 9, wherein the silicon layer has a thickness of at most seventy nanometers. In addition, Yang in view of Uehara fails to show, pertaining to claims 3 and 10, wherein the semiconductor device is a fully depleted silicon-on-insulator device.

Prabhakar teaches in figures 1-10, and corresponding text, a semiconductor device, including field oxide regions formed within a silicon layer. In addition, Prabhakar teaches, pertaining to claims 3 and 10, the method wherein the semiconductor device is a fully depleted silicon-on-insulator device.

It would have been obvious to one of ordinary skill in the art to have incorporated, wherein the semiconductor device is a fully depleted silicon-on-insulator device, in the method of Yang in view of Uehara, pertaining to claims 3 and 10, according to the teachings of Prabhakar, with the motivation that, as stated in col. 1, lines 15-27; col. 4, lines 27-57, the fully depleted SOI device taught by Prabhakar, includes the use of field oxide regions formed within the selected parts of the silicon layer, where conventional technology teaches that these regions are used for the purpose of device isolation. In addition, one of ordinary skill in the art would be drawn to use of a thin SOI layer, taught in Yang in view of Uehara in further view of Prabhakar, with the motivation that, the SOI substrate produces lower parasitic capacitances for greater

Application/Control Number: 10/634,851 Page 6

Art Unit: 2812

channel current, which in turns allows for faster switching speed. Finally, Yang in view of Uehara in further view of Prabhakar teaches, the formation of the thin SOI layer to have a thickness within a range of 100 to about 2000 angstroms (10 nm to 200 nm), as a result, having a silicon layer with a thickness of at most seventy nanometers would result in routine experimentation since both the silicon layers are within the same order.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stanetta D. Isaac whose telephone number is 571-272-1671. The examiner can normally be reached on Monday-Friday 9:30am -6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on 571-272-1873. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Stanetta Isaac Patent Examiner June 20, 2006

PRIMARY PATENT EXAMINER

TC 2800, AU 2812